

United States Patent and Trademark Office

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.	
10/687,314	10/16/2003	Yi-Hsun Wu	24061.27 / TSMC2002-1168	7810	
42717	7590 02/10/2005		EXAM	EXAMINER	
HAYNES AND BOONE, LLP 901 MAIN STREET, SUITE 3100			WILSON,	SCOTT R	
DALLAS, T			ART UNIT	- PAPER NUMBER	
			2826		
			DATE MAILED: 02/10/2005	5	

Please find below and/or attached an Office communication concerning this application or proceeding.

	Application No.	Applicant(s)		
0.55	10/687,314	WU ET AL.		
Office Action Summary	Examiner	Art Unit		
	Scott R. Wilson	2826		
The MAILING DATE of this communication appeared for Reply	opears on the cover sheet with	n the correspondence address		
A SHORTENED STATUTORY PERIOD FOR REPI THE MAILING DATE OF THIS COMMUNICATION - Extensions of time may be available under the provisions of 37 CFR 1 after SIX (6) MONTHS from the mailing date of this communication. - If the period for reply specified above is less than thirty (30) days, a reg - If NO period for reply is specified above, the maximum statutory period - Failure to reply within the set or extended period for reply will, by statu Any reply received by the Office later than three months after the maili earned patent term adjustment. See 37 CFR 1.704(b).	136(a). In no event, however, may a reg ply within the statutory minimum of thirty d will apply and will expire SIX (6) MONTI te, cause the application to become ABA	oly be timely filed (30) days will be considered timely. HS from the mailing date of this communication. NDONED (35 U.S.C. § 133).		
Status -				
 1) ⊠ Responsive to communication(s) filed on <u>28 October 2004</u>. 2a) ☐ This action is FINAL. 2b) ⊠ This action is non-final. 3) ☐ Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under <i>Ex parte Quayle</i>, 1935 C.D. 11, 453 O.G. 213. 				
Disposition of Claims				
4) ☐ Claim(s) 1-24 is/are pending in the application 4a) Of the above claim(s) is/are withdra 5) ☐ Claim(s) 3,8-10 and 12-17 is/are allowed. 6) ☐ Claim(s) 1,2,4-7,11,18-21 and 23 is/are rejective claim(s) 22 and 24 is/are objected to. 8) ☐ Claim(s) are subject to restriction and/	awn from consideration. ted.			
Application Papers				
9) The specification is objected to by the Examin 10) The drawing(s) filed on 16 October 2003 is/are Applicant may not request that any objection to the Replacement drawing sheet(s) including the correction 11) The oath or declaration is objected to by the Examination is objected to by the Examination is objected.	e: a)⊠ accepted or b)□ ob e drawing(s) be held in abeyand ction is required if the drawing(s	e. See 37 CFR 1.85(a).) is objected to. See 37 CFR 1.121(d).		
Priority under 35 U.S.C. § 119				
12) Acknowledgment is made of a claim for foreig a) All b) Some * c) None of: 1. Certified copies of the priority documer 2. Certified copies of the priority documer 3. Copies of the certified copies of the pri application from the International Burea * See the attached detailed Office action for a list	nts have been received. nts have been received in Ap ority documents have been r au (PCT Rule 17.2(a)).	plication No eceived in this National Stage		
Attachment(s) 1. Notice of References Cited (PTO-892) 2) hitce of Draftsperson's Patent Drawing Review (PTO-948) 3) Information Disclosure Statement(s) (PTO-1449 or PTO/SB/08) Paper No(s)/Mail Date	Paper No(s)	mmary (PTO-413) /Mail Date ormal Patent Application (PTO-152) -		

Application/Control Number: 10/687,314

Art Unit: 2826

DETAILED ACTION

Claim Rejections - 35 USC § 102

The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless -

(b) the invention was patented or described in a printed publication in this or a foreign country or in public use or on sale in this country, more than one year prior to the date of application for patent in the United States.

Claims 1, 2, 4-7 and 11 are rejected under 35 U.S.C. 102(b) as being anticipated by Morishita. As to claim 1, Morishita, Figure 4, discloses a deep submicron electrostatic discharge (ESD) protection structure comprising first and second electrodes (S3) and (S4), separated by an ultra thin oxide material (3), a silicide (S6) covered, grounded gate (4) positioned above the ultra thin oxide material, a source (ND2) positioned proximate to the first electrode, and a drain (ND3) positioned proximate to the second electrode and covered by a silicide layer (S4), wherein the silicide layer enhances ESD protection provided by the structure.

As to claim 2, Morishita, paragraph [0098] discloses that the ultra thin oxide material comprises a thin oxide layer 19 Å in thickness.

As to claim 4, Morishita, paragraph [0054] discloses that the silicide layer, including (S6) is a metal silicide layer.

As to claim 5, Morishita, paragraph [0054] expressly discloses that the metal silicide may by cobalt silicide or titanium silicide.

As to claim 6, Morishita, paragraph [0054] discloses the formation of an n-channel metal oxide FET.

As to claim 7, the conductivity types of all components in a semiconductor device may be interchanged between n-type and p-type.

As to claim 11, Morishita, paragraph [0057] discloses that the structure is associated with a transition time from breakdown to snapback, wherein the silicide layer shortens the transition time.

Claims 18-21 are rejected under 35 U.S.C. 102(b) as being anticipated by Morishita. As to claim 18, Morishita, Figure 4, discloses a method for fabricating a deep submicron electrostatic discharge (ESD) protection structure comprising forming a well region (2), forming a thin gate oxide (3) layer above the well region, forming a silicide covered, grounded polysilicon gate structure (4) and (S6) above the gate oxide layer, forming a source region (ND2) proximate to the gate oxide layer, forming a drain region (ND3) proximate to the gate oxide layer and opposite the source region, and forming a silicide layer (S3) and (S4) over the drain region.

As to claim 19, Morishita, paragraph [0098] discloses that the ultra thin oxide material comprises a thin oxide layer 19 Å in thickness.

As to claim 20, Morishita, paragraph [0054] expressly discloses that the metal silicide may by cobalt silicide or titanium silicide.

As to claim 21, Morishita, Figure 4, discloses a silicide region (S3) formed over the source region (ND2).

Claim 23 is rejected under 35 U.S.C. 102(b) as being anticipated by Morishita. Morishita, Figure 4, discloses a deep submicron electrostatic discharge (ESD) protection structure comprising an n-channel metal oxide semiconductor having a thin oxide layer (3) formed on the substrate, a silicide covered, grounded gate (4) and (S6) positioned on the thin oxide layer, a silicide covered source (ND2) and (S3) positioned proximate to the thin oxide layer on one side of the grounded gate, and a silicide covered drain (ND3) and (S4) positioned proximate to the thin oxide layer on the side of the grounded gate opposite the source.

Allowable Subject Matter

Claims 22 and 24 are objected to as being dependent upon a rejected base claim, but would be allowable if rewritten in independent form including all of the limitations of the base claim and any intervening claims.

Application/Control Number: 10/687,314

Art Unit: 2826

Claims 3, 8-10, 12-17 are allowed. Morishita, nor any other prior art has the claimed channel

dimensions or a floating drain.

Any inquiry concerning this communication or earlier communications from the examiner should

be directed to Scott R. Wilson whose telephone number is 571-272-1925. The examiner can normally be

reached on M-F 8:30 - 4:30 Eastern.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor,

Nathan Flynn can be reached on 571-272-1915. The fax phone number for the organization where this

application or proceeding is assigned is 703-872-9306.

Information regarding the status of an application may be obtained from the Patent Application

Information Retrieval (PAIR) system. Status information for published applications may be obtained from

either Private PAIR or Public PAIR. Status information for unpublished applications is available through

Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should

you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC)

at 866-217-9197 (toll-free).

srw

January 7, 2005

SUPERVISORY PATENT EXAMINER

Page 4